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The planned IceCube-Upgrade will enhance the capability of IceCube in the detection of GeV-
scale neutrino physics and enable an improved measurement of the properties of the glacial ice.
Three types of new optical sensors will be deployed during the Upgrade: PDOM, D-Egg, and
mDOM. Since the design of the PDOM and D-Egg are very similar, the development of the
front-end electronics for the two optical sensors has been merged. The photo-electron signals
detected by the PMTs are digitized with high-speed ultra-low power ADCs and processed in
an FPGA, before being sent to the data acquisition system located on the surface of the South-
Pole glacier. The almost final revision of the front-end electronics is equipped with the common
microcontroller unit and the communication daughter board for simplifying the communication
scheme for the three different modules.
This contribution focuses on the design of the front-end electronics and presents first results from
the performance tests.
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PDOM and D-Egg Electronics for IceCube-Upgrade Aya Ishihara
1. Introduction
The next generation neutrino observatory named IceCube-Gen2 [1] is the extension project
of IceCube. IceCube-Gen2 is expected to expand its neutrino detection sensitivity for GeV–PeV
energy neutrinos significantly. It will occupy ∼8 km3 of Antarctic ice, surrounding the current
IceCube instrumentation area, and consist of an array of ∼10,000 digital optical modules (DOMs)
to capture Cherenkov photons efficiently from the secondary charged particles produced in the
neutrino interactions. Prior to the main high energy array extension, the IceCube-Upgrade array
will be installed during the 2022/2023 South-Pole season. It will consist of seven densely instru-
mented strings in the center of the current IceCube array. The Upgrade will significantly enhance
IceCube’s GeV-scale neutrino physics capabilities. In addition, the IceCube-Upgrade will host new
calibration devices to measure the optical properties of glacial ice with higher precision, thereby
enabling an improved reconstruction of neutrino-induced events.
Three types of new optical sensors will be deployed within the IceCube-Upgrade; mDOM [2],
D-Egg [3], and PDOM [4]. Each string will hold ∼100 devices, with a mixture of the three types
of the optical sensors. The powering quad cables connect the optical sensors installed in the deep
ice to the data acquisition (DAQ) system located on the surface of the South-Pole glacier. They
provide ±48 V power, along with the operation commands with ∼2 MHz. The commands and
collected data are digitized to avoid data loss over the ∼2,500 m powering cable. Each module
generates the 5 V power from the external ±48 V power. The power consumption for each module
is strictly limited to less than 4 W. In addition, the modules must work stably at the temperature
range of −40◦C to −20◦C. To take advantage of the photomultiplier tube (PMT) range from less
than 1 p.e. to the saturation region, the dynamic range of the digitization have to be kept wider, e.g.
0–4 V. The electrical noise should be suppressed within ∼0.5 mV.
Although each photo-sensor has been developed separately from different groups within the
IceCube Collaboration, these three R&D sensors share the same development principles. The
analog signals from the PMTs are digitized at the mainboard. The processed signals are sent
to the same surface DAQ system, and thus their electronics are required to receive and transmit
data with the same format, simplifying the communication with the surface DAQ system. As this
contribution focuses on the PDOM and D-Egg, we summarize the specifications for them in the
following paragraphs.
The PDOM concept is based on the current IceCube DOM incorporating upgraded electronics
(Fig. 1a). It houses one down-facing 10-inch high quantum efficient PMT, readout electronics,
and calibration devices inside 12-inch glass sphere. A high-performance and low-power ADC
allows for continuous digitization of the PMT signals, thereby eliminating data-taking dead-time
and enabling flexible data-taking, while the waveform window of the current IceCube DOM is
limited to at most 6.4 µs.
The “D-Egg” (Dual channel optical sensors with Ellipsoid Glass for IceCube-Gen2) design
features two 8-inch high quantum efficient PMTs facing up and down, respectively (Fig.1b). The
PMTs are housed inside an ellipsoidal pressure vessel made of UV transparent borosilicate glass.
The shape of the glass vessel has been optimized for both transparency and to withstand high
pressure during freeze-in [5]. While the PMTs in a D-Egg are slightly smaller than the one in
the current IceCube DOM, the photon detection performance of D-Egg will be twice that of the
1
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PDOM COMPONENTS AND DESIGN  
Since thousands of PDOMs are to be fabricated and deployed, close attention must be paid to reliability and 
manufacturability.  All of the integration-level components of the IceCube DOM were proven in the field and are the 
result of careful design and verification.  DOM integration was defined by detailed procedures and performed 
essentially identically at production sites in the United States, Germany and Sweden. While some of the printed 
circuit sub-assemblies will be eliminated or modified, virtually all of the mechanical and optical subassemblies that 
comprise an integrated PDOM will be retained “as-is” from the IceCube DOM design, as shown below.   
 
 
FIGURE 1.  The IceCube DOM compared with the PDOM proposed for PINGU.  Most major components will be retained with 
little or no modification. The flasher and delay boards are not present in the PDOM design.  The main board will be redesigned. 
PDOM Structural Components 
Out of over 5000 IceCube DOMs deployed, there were only two suspected failures of IceCube DOM pressure 
housings during deployment or freeze-in. All of the components exposed to deployment stresses and freeze-in 
pressure will be retained in the PDOM as field-proven design elements.  These components include the pressure 
sphere (Teledyne Benthos), penetrator assembly (SEA CON), and the custom-fabricated waist band and harness. 
A significant survivability issue also arises from the arduous shipping route over land, sea and air to the South 
Pole.  Along with the protection provided by the thick glass pressure sphere, the attachment of the PMT in the lower 
hemisphere using a resilient silicone gel provides shock and vibration protection for both the PMT and the circuit 
boards that are mounted to it via a custom plastic collar.  
This built-in cushioning, along with a custom-designed cardboard shipping box, yielded a virtually 100% 
survival rate for the 5500+ DOMs shipped to the South Pole during IceCube construction.  All of the structurally-
relevant components, materials and procedures will be retained for PDOM fabrication, sealing and shipping.      
PDOM Optical Components 
The photomultiplier (PMT) used in the PDOM design will be the same 10" diameter, Hamamatsu R7081-2-MOD 
tube used in the low-energy “Deep Core” section of the IceCube detector [2].  These tubes feature a high-quantum-
efficiency photocathode.  The manufacturer’s stringent quality control, along with subtle production improvements 
during the IceCube project, yielded a very low reject rate (6 out of 5600) of integrated DOMs due to suspected PMT 
issues. Reliability of this part as shipped from the factory is particularly important as there will be no on-site 
screening of PMTs prior to their commitment into a PDOM using adhesive gel. 
181
(a) IceCube DOM and PDOM [4]
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1. Overview of D-Egg
The IceCube Digital Optical Module (DOM) is a successful, highly reliable optical sensor unit,
which has been running for more than 10 years with an extremely small ( 0.5%) post-deployment
failure rate. The IceCube deep ice array consists of 5160 DOMs and has enabled the observation
of rare high-energy neutrino events that consist of TeV–PeV cosmic neutrino fluxes over the the
background of atmospheric muons and neutrinos. The next generation experiment, IceCube-Gen2,
enhances the system’s effective detection volume, with string separation distances increased by
a factor of two and a number of strings comparable to the current IceCube detector; Gen2 also
uses the ice 90m above and 170m below the IceCube detector. This design presents the significant
challenge of achieving improved performance with fewer strings in a given area. The D-Egg optical
sensor module was developed to overcome this difficult challenge.
An overview of the D-Egg’s design is presented in Fig. 1. Two 8” Hamamatsu R5912-100
HQE photomultiplier tubes (PMTs) are enclosed in an elongated UV-transparent pressure-resistant
housing that is 305mm in diameter, in contrast with the current DOM, which consists of a single
downward-facing 10” Hamamatsu R7081-02 PMT in a spherical housing. The 10% reduction in
diameter compared to the IceCube DOM reduces the fuel needed for drilling to a depth of 2620m
by 20%. The shape and material of the D-Egg’s pressure vessel have been carefully designed to
optimize Cherenkov photon detection as well as mechanical strength, which is required for stabi-
lization against the maximum pressure of 70MPa during the hole refreezing period. Minimization
of noise expected from the glass material is also investigated. The detection of short-wavelength
(UV) photons is important for Cherenkov detectors because the Cherekov radiation has 1/l de-
pendence. The PMTs are optically coupled to the housing glass with a silicone elastomer that
also holds the upward- and downward-facing PMTs. The PMT base, called the high-voltage (HV)
board, consists of the HV module and PMT signal pulse-shaping circuits and is attached to each
Figure 1: Structural overview of the D-Egg.
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(b) D-Egg [5]
Figure 1: Views of the Ic Cub DOM (a), PDOM (a), and D-Egg (b). IceCube DOM and PDOM utilize the
same pressure vessel and the i ternal structures except for the electronics. D-Egg houses two 8-inch PMTs
along with a mainboard.
curre t Ic Cube DOM [6]. Furthermore, 4pi sensitivity is achieved through the up-facing PMT
enabling collection of photons fr m any direction. The data-taking scheme is same as the one of
the PDOM [7]. The waveform from t two PMTs is digitized at two ADCs and are sent to an
FPGA. Data processing is performed continuously.
2. Design of the Front-End Electronics
The main features of the front-end circuit are handling the waveform data from PMTs and
sending it to the surface DAQ system. The mainboard receives the power as well as the commands
from the quad cables. Collected data is digitized at the ADC located on the most front-end part of
the mainboard. The hardware triggers are published based on the digitized data at the FPGA. The
triggered data will be sent to the processor, which converts them to the data flow and sends them to
the surface DAQ system. Software triggers are added at this stage.
The final design of the electronics is based on the first prototypes for the PDOM and D-Egg.
The first PDOM prototype mainboard was produced in 2016, and that of the D-Egg was produced in
2017. Both have been developed separately. The functionality is identical, while the schematics are
different from each other. We tested their performances with respect to the stability of the waveform
reconstruction, the noise level, and the operation stability at low temperature. We confirmed that
they satisfied the requirements except for the noise level. The results of the performance tests for
the D-Egg first prototype mainboard is summarized in [7].
Since the data-taking concepts of the PDOM and D-Egg are similar, the schematics of the
PDOM and D-Egg mainboards are unified. It contributes to reduce human resources needed to
develop and maintain an on-board firmware/software. The main functions for the PDOM/D-Egg
mainboard are the following:
• Analog pulse shaping
• Digitization
• Slow Control
• Operating data-taking and detector calibration
• Communication with the surface DAQ system
2
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Figure 2: Simple block diagram for the PDOM/D-Egg mainboard. The upper PMT system is only for the
D-Egg. The mainboard contains an FPGA, a microcontroller unit (MCU) as the processor, and the separated
board “IceCube Communication Module” (ICM). ICM receives commands from the surface, generates com-
mands to the FPGA and the MCU, and sends collected data to the surface DAQ system. The MCU drives
the operation software. The FPGA receives digitized data from the ADC and sends them to ICM. The board
power is supplied by the surface system, and the voltage is stepped down to 5 V to supply voltage to the
mainboard components.
A simplified block diagram for the PDOM/D-Egg mainboard is shown in Fig. 2. The waveform
taken by the PMTs is converted to a differential signal at the amplifier on the analog front-end
circuit (Fig. 3). The amplification rate is optimized for a signal voltage range of 0.5 mV to 3.5 V,
which corresponds to 0.1 p.e. to∼200 p.e. at 107 PMT gain, to detect both the single photo-electron
signal with ∼30 ADC counts and the PMT saturation signals.
There is a toroidal coil between the PMT and the signal line to the mainboard to cut off the
PMT high voltage to the signal line, because the positive high voltage is applied to the PMT.
The toroidal coil can induce undershoot, especially when high amplitude pulse is observed. An
additional baseline offset is added to the differential waveform to keep the information of the un-
dershoot. The standard value of the baseline offset is ∼2000 ADC counts, which corresponds to
∼500 mV. The offset value should be optimized for the level of the undershoot. The study of the
undershoot is ongoing. We can control the baseline offset from the FPGA via the SPI-controllable
16-bit DAC.
The high-performance low-power ADC receives the differential signal with an additional base-
line offset. Data is continuously digitized by the 14-bit ADC at 250 MSPS. This is enough time
resolution (∼ few ns) to perform the track reconstruction in IceCube. Digitized data is then pro-
cessed on the FPGA (ALTERA Cyclone-V E 5 series) on the mainboard. It is slightly smaller and
cheaper than the current IceCube readout FPGA (ALTERA Excalibur EPXA-4), as several main
functions have been transferred from the FPGA to the IceCube Communication Module (ICM)
3
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Figure 3: Analog front-end circuit. An amplifier generates a differential signal. The proper baseline offset
is added before the ADC to keep the information of the undershoot of the waveform. The offset value is
controlled by the FPGA.
and the microcontroller unit (MCU) as a common processor. The FPGA stores data, publishes the
triggers, and sends the triggered signal to the ICM or the MCU. The FPGA also controls the signal
delay using the shift registers, which are controlled with the analog delay lines for the IceCube
DOM mainboard. All electronic components are selected with taking into account the power con-
sumption. The total power consumption of the prototype mainboard is estimated to be ∼2.5 W,
though it depends on the FPGA/MCU logic.
The new components, the MCU and the ICM, take over the functions from the FPGA. They are
developed as common devices for the mDOM, D-Egg and PDOM to enable a common application.
We describe the detail of those new components in the following subsections.
2.1 MCU
The high-performance ARM microcontroller, STM32H743, is adopted as an on-board MCU.
It operates the common software (written in C), which is responsible for the configuration of the
FPGA, processing triggered data from the FPGA, driving DOM calibration devices, calibrating
PMTs and ADCs, and monitoring the high voltage supply for PMTs and various I2C-readable
sensors on the mainboard (pressure, temperature, accelerometer, and magnetic field). These on-
board sensors measure the environment inside the vessel, which is sent to the surface for the offline
calibration. It has been developed based on the current IceCube software [8], which has been
running on the CPU embedded in the FPGA on the IceCube DOM mainboard.
External calibration devices such as the LED flasher circuit and the camera system are con-
troled by the MCU. The mainboard has a 20-pin connector for the driver circuit for the calibration
devices. These dedicated devices are connected in a daisy chain to reduce the parallel controlling
lines. The commands and addresses are sent as the SPI signals.
The calibration software runs in the MCU. The PMT gain is calculated using the collected
single photo-electron events. The calibration data will be sent to the surface through the ICM.
2.2 ICM
The ICM is designed as a 35× 65 mm2 daughter board to be attached to the mainboard. It
has 8 layers and houses a Xilinx FPGA Spartan-7, and is responsible for communication with
the surface DAQ system and time calibration for the front-end module. The ICM receives com-
mands from the surface DAQ system and converts the commands with the Universal Asynchronous
4
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Figure 4: Photos of the top side (left) and bottom side (right) of the D-Egg mainboard prototype.
Receiver/Transmitter (UART) format at the Xilinx FPGA. The interlock signals, which enable the
FPGA, the MCU, the high voltage supply, and the calibration devices, are published. These compo-
nents can be turned off from the surface system in an emergency through the interlock signal. The
first prototype of the ICM was completed, though the firmware for the ICM is under development.
3. Prototyping for D-Egg
While the schematics for the PDOM/D-Egg mainboards are entirely identical, the board layout
and routing have been done separately because of different mechanical requirements. The D-Egg
mainboard prototype was produced in June, 2019 (Fig. 4). The layout and routing have been
completed, accounting for the D-Egg spacial constraints and suppression of noise. The prototype
board has 12 layers of 1.6 mm thickness FR-4. The radii of the outer/inner edges are 246 mm and
86 mm, respectively.
Signal or GND/power plane layers are assigned to take into account the noise, because a high
noise level (∼1.2 mV against the single photo-electron signal of ∼8 mV [7]) was observed in
the first prototype of the D-Egg mainboard. The GND/power layers are sandwiched between two
signal layers to suppress noise from the return current. Also, noise from the system clock feed
lines has been observed for the first prototype circuit board. The multiple 20 MHz frequent noise
was observed in the baseline waveform taken by the first prototype. It corresponds to the oscillator
frequency of the system clock for the first prototype. As we looked at the routing of the first
prototype board, the clock feed line came across the analog front-end circuit. For the final revision,
the clock lines are routed to avoid the region of the analog front-end circuit.
Connectors are located only on the top side of the board for the assembling reasons. Some
cables come from the back side of the board, thus we prepare cut-outs to put them to the top side.
Powering has been tested using two AC-DC converters (Mean Well MSP-200-48), which supply
±48 VDC. Eight test points were prepared. Each point is placed near the corresponding DC-DC
5
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Table 1: Result of the powering test for 4 D-Egg prototype mainboards. No critical problems were observed.
Test Point # Designed Value No.1 No.2 No.3 No.4
1 5.00 V 4.96 V 4.97 V 4.97 V 5.00 V
2 2.50 V 2.49 V 2.49 V 2.49 V 2.49 V
3 1.10 V 1.08 V 1.09 V 1.09 V 1.09 V
4 3.30 V 3.31 V 3.32 V 3.30 V 3.32 V
5 1.35 V 1.34 V 1.34 V 1.35 V 1.34 V
6 0.675 V 0.67 V 0.67 V 0.68 V 0.67 V
7 0.675 V 0.67 V 0.67 V 0.67 V 0.67 V
8 1.80 V 1.81 V 1.80 V 1.80 V 1.80 V
converter on the board. Tab. 1 shows the result of the powering test. No critical problems were
observed in this test.
The first FPGA/MCU performance test using a simple test firmware is still ongoing. We
have confirmed that the ADC of each board responds correctly to the baseline set commands by
monitoring the SPI output signal of the ADC. The following items are going to be tested with the
firmware which we are developing:
• Simultaneous data-taking from two input lines
• Dynamic range
• Analog noise level
• FPGA–MCU–ICM communication
• Long-term operation at a low temperature (−40◦C)
• Strength against vibration during the transportation
• Performances of the various sensors on the board
We will perform these items in a few months. The PDOM prototype mainboard is also being
developed. The layout/routing design is still ongoing.
4. Conclusion
The almost final revision of the PDOM/D-Egg mainboard has been developed. A common
MCU and ICM are employed to unify the data-taking procedure among the three different modules:
PDOM, D-Egg, and mDOM. For the PDOM and D-Egg, we unified the mainboard schematics
because of their similar data-taking requirements. The waveform from the PMTs is digitized with
a high-performance low-power ADC with 250 MSPS. Data is processed by an ALTERA FPGA
Cyclone-V and the MCU STM32H743, and is sent to the surface DAQ system via the ICM. The
MCU controls not only the data-taking scheme, but also the calibration devices and the sensors on
the mainboard. Common firmware for the MCU has been developed for all three module types.
The board layout and routing are completed separately for PDOM and D-Egg. The proto-
type of the D-Egg mainboard was completed at the end of June, 2019, while that of the PDOM
mainboard is under production. The basic performance features of the D-Egg prototype have been
confirmed.
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